Eduardo Juárez Martínez

According to our database1, Eduardo Juárez Martínez authored at least 67 papers between 1995 and 2020.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Other 

Links

Homepage:

On csauthors.net:

Bibliography

2020
Academic approach to transform organisations: one engineer at a time.
IET Softw., 2020

Runtime multi-versioning and specialization inside a memoized speculative loop optimizer.
Proceedings of the CC '20: 29th International Conference on Compiler Construction, 2020

2019
Adaptation of an Iterative PCA to a Manycore Architecture for Hyperspectral Image Processing.
J. Signal Process. Syst., 2019

Numerical Representation of Directed Acyclic Graphs for Efficient Dataflow Embedded Resource Allocation.
ACM Trans. Embedded Comput. Syst., 2019

PAPIFY: Automatic Instrumentation and Monitoring of Dynamic Dataflow Applications Based on PAPI.
IEEE Access, 2019

Parallel Implementations Assessment of a Spatial-Spectral Classifier for Hyperspectral Clinical Applications.
IEEE Access, 2019

In-Vivo Hyperspectral Human Brain Image Database for Brain Cancer Detection.
IEEE Access, 2019

Hardware/Software Self-adaptation in CPS: The CERBERO Project Approach.
Proceedings of the Embedded Computer Systems: Architectures, Modeling, and Simulation, 2019

MPEG-I Depth Estimation Reference Software.
Proceedings of the 2019 International Conference on 3D Immersion, 2019

Characterizing Hyperspectral Data Layouts: Performance and Energy Efficiency in Embedded GPUs for PCA-based Dimensionality Reduction.
Proceedings of the XXXIV Conference on Design of Circuits and Integrated Systems, 2019

CERBERO: Cross-layer modEl-based fRamework for multi-oBjective dEsign of reconfigurable systems in unceRtain hybRid envirOnments: Invited paper: CERBERO teams from UniSS, UniCA, IBM Research, TASE, INSA-Rennes, UPM, USI, Abinsula, AmbieSense, TNO, S&T, CRF.
Proceedings of the 16th ACM International Conference on Computing Frontiers, 2019

2018
Accelerating the K-Nearest Neighbors Filtering Algorithm to Optimize the Real-Time Classification of Human Brain Tumor in Hyperspectral Images.
Sensors, 2018

An Intraoperative Visualization System Using Hyperspectral Imaging to Aid in Brain Tumor Delineation.
Sensors, 2018

Implementation of the Principal Component Analysis onto High-Performance Computer Facilities for Hyperspectral Dimensionality Reduction: Results and Comparisons.
Remote. Sens., 2018

Delays and states in dataflow models of computation.
Proceedings of the 18th International Conference on Embedded Computer Systems: Architectures, 2018

A Unified Hardware/Software Monitoring Method for Reconfigurable Computing Architectures Using PAPI.
Proceedings of the 13th International Symposium on Reconfigurable Communication-centric Systems-on-Chip, 2018

Automatic instrumentation of dataflow applications using PAPI.
Proceedings of the 15th ACM International Conference on Computing Frontiers, 2018

2017
Closed-loop power-control governor for multimedia mobile devices.
IEEE Trans. Consumer Electron., 2017

SVM-based real-time hyperspectral image classifier on a manycore architecture.
J. Syst. Archit., 2017

Porting a PCA-based hyperspectral image dimensionality reduction algorithm for brain cancer detection on a manycore architecture.
J. Syst. Archit., 2017

High-level design using Intel FPGA OpenCL: A hyperspectral imaging spatial-spectral classifier.
Proceedings of the 12th International Symposium on Reconfigurable Communication-centric Systems-on-Chip, 2017

Energy consumption characterization of a Massively Parallel Processor Array (MPPA) platform running a hyperspectral SVM classifier.
Proceedings of the 2017 Conference on Design and Architectures for Signal and Image Processing, 2017

Parallel implementation of an iterative PCA algorithm for hyperspectral images on a manycore platform.
Proceedings of the 2017 Conference on Design and Architectures for Signal and Image Processing, 2017

HELICoiD: interdisciplinary and collaborative project for real-time brain cancer detection: Invited Paper.
Proceedings of the Computing Frontiers Conference, 2017

2016
Real-time power-consumption control system for multimedia mobile devices.
IEEE Trans. Consumer Electron., 2016

Real-time power consumption control system for multimedia mobile devices.
Proceedings of the IEEE International Conference on Consumer Electronics, 2016

Design of multicore HEVC decoders using actor-based dataflow models and OpenMP.
Proceedings of the IEEE International Conference on Consumer Electronics, 2016

Demo: HELICoiD tool demonstrator for real-time brain cancer detection.
Proceedings of the 2016 Conference on Design and Architectures for Signal and Image Processing (DASIP), 2016

Hyperspectral image classification using a parallel implementation of the linear SVM on a Massively Parallel Processor Array (MPPA) platform.
Proceedings of the 2016 Conference on Design and Architectures for Signal and Image Processing (DASIP), 2016

Demo Night.
Proceedings of the 2016 Conference on Design and Architectures for Signal and Image Processing (DASIP), 2016

Session 1: HEVC in embedded systems.
Proceedings of the 2016 Conference on Design and Architectures for Signal and Image Processing (DASIP), 2016

2015
A multicore DSP HEVC decoder using an actorbased dataflow model and OpenMP.
IEEE Trans. Consumer Electron., 2015

Energy estimation models for video decoders: reconfigurable video coding-CAL case-study.
IET Comput. Digit. Tech., 2015

Modeling, Analysis and Design of a Closed-loop Power Regulation System for Multimedia Embedded Devices.
Proceedings of the PECCS 2015, 2015

OS-level power consumption estimator for multimedia mobile devices.
Proceedings of the International Symposium on Consumer Electronics, 2015

A multicore DSP HEVC decoder using an actor-based dataflow model.
Proceedings of the IEEE International Conference on Consumer Electronics, 2015

2014
A linux implementation of the energy-based fair queuing scheduling algorithm for battery-limited mobile systems.
IEEE Trans. Consumer Electron., 2014

Energy-aware decoder management: a case study on RVC-CAL specification based on just-in-time adaptive decoder engine.
IEEE Trans. Consumer Electron., 2014

A Linux implementation of the energy-based fair queuing algorithm on an ARM-based embedded system.
Proceedings of the IEEE International Conference on Consumer Electronics, 2014

On-line energy estimation model of an RVC-CAL HEVC decoder.
Proceedings of the IEEE International Conference on Consumer Electronics, 2014

A DSP HEVC decoder implementation based on OpenHEVC.
Proceedings of the IEEE International Conference on Consumer Electronics, 2014

Energy-aware decoders: A case study based on an RVC-CAL specification.
Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing, 2014

2013
Maximizing the user experience with energy-based fair sharing in battery limited mobile systems.
IEEE Trans. Consumer Electron., 2013

Complexity analysis of an HEVC decoder based on a digital signal processor.
IEEE Trans. Consumer Electron., 2013

A DSP-Based HEVC decoder implementation using an actor language dataflow model.
IEEE Trans. Consumer Electron., 2013

A PMC-driven methodology for energy estimation in RVC-CAL video codec specifications.
Signal Process. Image Commun., 2013

Multi-DSP implementation of a H.264/SVC decoder.
Proceedings of the IEEE International Symposium on Consumer Electronics, 2013

Energy-based fair queuing: Trading off energy management and time-constraint meeting in mobile systems.
Proceedings of the IEEE International Conference on Consumer Electronics, 2013

On an implementation of HEVC video decoders with DSP technology.
Proceedings of the IEEE International Conference on Consumer Electronics, 2013

System-level PMC-driven energy estimation models in RVC-CAL video codec specifications.
Proceedings of the 2013 Conference on Design and Architectures for Signal and Image Processing, 2013

Session 7 (special session): Advanced image processing for space applications.
Proceedings of the 2013 Conference on Design and Architectures for Signal and Image Processing, 2013

2012
3D videoconferencing system using spatial scalability.
Proceedings of the IEEE International Conference on Consumer Electronics, 2012

2011
A DSP based H.264/SVCdecoder for a multimedia terminal.
IEEE Trans. Consumer Electron., 2011

A DVB-H receiver and gateway implementation on a FPGA- and DSP-based platform.
IEEE Trans. Consumer Electron., 2011

2010
Modelos de Transacciones Avanzados para Procesos de Aprendizaje Complejos.
Rev. Iberoam. de Tecnol. del Aprendiz., 2010

SOMP-QR: Una Plataforma de Investigación Cualitativa Móvil para el Aprendizaje.
Rev. Iberoam. de Tecnol. del Aprendiz., 2010

Distortion-Energy Analysis of an OMAP-Based H.264/SVC Decoder.
Proceedings of the Mobile Multimedia Communications - 6th International ICST Conference, 2010

A Framework for Learning Through Mobile Qualitative Research.
Proceedings of the ICALT 2010, 2010

A Test Bench for Distortion-Energy Optimization of a DSP-Based H.264/SVC Decoder.
Proceedings of the 13th Euromicro Conference on Digital System Design, 2010

2009
An H.264 video decoder based on a latest generation DSP.
IEEE Trans. Consumer Electron., 2009

EML Learning Flow Expressiveness Evaluation.
Proceedings of the 9th IEEE International Conference on Advanced Learning Technologies, 2009

Advanced Transactional Models for a New Generation of Educational Modelling Language Engines.
Proceedings of the 9th IEEE International Conference on Advanced Learning Technologies, 2009

2008
A DSP Based H.264 Decoder for a Multi-Format IP Set-Top Box.
IEEE Trans. Consumer Electron., 2008

2007
A real-time H.264 MP decoder based on a DM642 DSP.
Proceedings of the 14th IEEE International Conference on Electronics, 2007

2000
A system-on-a-chip for multimedia stream processing and communication.
Proceedings of the 10th European Signal Processing Conference, 2000

1997
On the way to the 2.5 Gbits/s ATM network ATM multiplexer demultiplexer ASIC.
Proceedings of the European Design and Test Conference, 1997

1995
Architecture of a FPGA-based coprocessor: the PAR-1.
Proceedings of the 3rd IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '95), 1995


  Loading...