D. Zhou

This page is a disambiguation page, it actually contains mutiple papers from persons of the same or a similar name.

Bibliography

2022
A 112.5Gb/s ADC-DSP-Based PAM-4 Long-Reach Transceiver with >50dB Channel Loss in 5nm FinFET.
Proceedings of the IEEE International Solid-State Circuits Conference, 2022

2019
TCAD Simulation on FinFET n-type Power Device HCI Reliability Improvement.
Proceedings of the IEEE International Reliability Physics Symposium, 2019

2015
ESD characterization of planar InGaAs devices.
Proceedings of the IEEE International Reliability Physics Symposium, 2015

2014
Goodput improvement for multipath transport control protocol in cooperative relay-based wireless networks.
IET Commun., 2014

Intelligent antenna technology for mobile satellite communications.
Elektrotech. Informationstechnik, 2014

Merging pedagogical approaches: University of Glasgow-UESTC joint education programme in electronics and electrical engineering.
Proceedings of the IEEE Frontiers in Education Conference, 2014

2013
Determination of the optimal trade credit policy: a supplier-Stackelberg model.
J. Oper. Res. Soc., 2013

2012
Two Miniaturized Printed Dual-Band Spiral Antenna Designs for Satellite Communication Systems.
Proceedings of the Personal Satellite Services - 4th International ICST Conference, 2012

2005
Design and Development of a Low-Cost Test-Bed for Undergraduate Education in UAVs.
Proceedings of the 44th IEEE IEEE Conference on Decision and Control and 8th European Control Conference Control, 2005

2001
Design of GHz VLSI clock distribution circuit.
Proceedings of the 2001 International Symposium on Circuits and Systems, 2001

1999
A constraint-based placement refinement method for CMOS analog cell layout.
Proceedings of the 1999 International Symposium on Circuits and Systems, ISCAS 1999, Orlando, Florida, USA, May 30, 1999

1995
A fast wavelet collocation method for high-speed VLSI circuit simulation.
Proceedings of the 1995 IEEE/ACM International Conference on Computer-Aided Design, 1995

1993
On the Manhattan and knock-knee Routing Models.
Proceedings of the Algorithmic Aspects of VLSI Layout, 1993

1988
Interconnection delay in very high-speed VLSI.
Proceedings of the Computer Design: VLSI in Computers and Processors, 1988


  Loading...