Daniele Cesarini

Orcid: 0000-0003-1294-372X

According to our database1, Daniele Cesarini authored at least 27 papers between 2014 and 2024.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
High-throughput drug discovery on the Fujitsu A64FX architecture.
Proceedings of the International Conference on High Performance Computing in Asia-Pacific Region Workshops, 2024

2023
RUAD: Unsupervised anomaly detection in HPC systems.
Future Gener. Comput. Syst., April, 2023

SYnergy: Fine-grained Energy-Efficient Heterogeneous Computing for Scalable Energy Saving.
Proceedings of the International Conference for High Performance Computing, 2023

Domain-Specific Energy Modeling for Drug Discovery and Magnetohydrodynamics Applications.
Proceedings of the SC '23 Workshops of The International Conference on High Performance Computing, 2023

RISC-V-Based Platforms for HPC: Analyzing Non-functional Properties for Future HPC and Big-Data Clusters.
Proceedings of the Embedded Computer Systems: Architectures, Modeling, and Simulation, 2023

2022
Monte Cimone: Paving the Road for the First Generation of RISC-V High-Performance Computers.
Proceedings of the 35th IEEE International System-on-Chip Conference, 2022

Meet Monte Cimone: exploring RISC-V high performance compute clusters.
Proceedings of the CF '22: 19th ACM International Conference on Computing Frontiers, Turin, Italy, May 17, 2022

2021
COUNTDOWN: A Run-Time Library for Performance-Neutral Energy Saving in MPI Applications.
IEEE Trans. Computers, 2021

2020
Countdown Slack: A Run-Time Library to Reduce Energy Footprint in Large-Scale MPI Applications.
IEEE Trans. Parallel Distributed Syst., 2020

2019
The ANTAREX domain specific language for high performance computing.
Microprocess. Microsystems, 2019

The ANTAREX Domain Specific Language for High Performance Computing.
CoRR, 2019

Evaluating the Advantage of Reactive MPI-aware Power Control Policies.
Proceedings of the Parallel Processing and Applied Mathematics, 2019


Paving the Way Toward Energy-Aware and Automated Datacentre.
Proceedings of the 48th International Conference on Parallel Processing, 2019

2018
Unleashing Fine-Grained Parallelism on Embedded Many-Core Accelerators with Lightweight OpenMP Tasking.
IEEE Trans. Parallel Distributed Syst., 2018

Self-Aware Thermal Management for High-Performance Computing Processors.
IEEE Des. Test, 2018

COUNTDOWN - three, two, one, low power! A Run-time Library for Energy Saving in MPI Communication Primitives.
CoRR, 2018


Evaluation of NTP/PTP fine-grain synchronization performance in HPC clusters.
Proceedings of the 2nd Workshop on AutotuniNg and aDaptivity AppRoaches for Energy efficient HPC Systems, 2018

COUNTDOWN: a run-time library for application-agnostic energy saving in MPI communication primitives.
Proceedings of the 2nd Workshop on AutotuniNg and aDaptivity AppRoaches for Energy efficient HPC Systems, 2018

2017
Modeling and Evaluation of Application-Aware Dynamic Thermal Control in HPC Nodes.
Proceedings of the VLSI-SoC: Opportunities and Challenges Beyond the Internet of Things, 2017

Prediction horizon vs. efficiency of optimal dynamic thermal control policies in HPC nodes.
Proceedings of the 2017 IFIP/IEEE International Conference on Very Large Scale Integration, 2017

Energy Saving and Thermal Management Opportunities in a Workload-Aware MPI Runtime for a Scientific HPC Computing Node.
Proceedings of the Parallel Computing is Everywhere, 2017

Benefits in Relaxing the Power Capping Constraint.
Proceedings of the 1st Workshop on AutotuniNg and aDaptivity AppRoaches for Energy efficient HPC Systems, 2017

2016
An optimized task-based runtime system for resource-constrained parallel accelerators.
Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition, 2016

2015
Task scheduling strategies to mitigate hardware variability in embedded shared memory clusters.
Proceedings of the 52nd Annual Design Automation Conference, 2015

2014
Improving Resilience to Timing Errors by Exposing Variability Effects to Software in Tightly-Coupled Processor Clusters.
IEEE J. Emerg. Sel. Topics Circuits Syst., 2014


  Loading...