Davide Zoni

According to our database1, Davide Zoni
  • authored at least 25 papers between 2012 and 2018.
  • has a "Dijkstra number"2 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Other 

Links

Homepage:

On csauthors.net:

Bibliography

2018
PowerProbe: Run-time power modeling through automatic RTL instrumentation.
Proceedings of the 2018 Design, Automation & Test in Europe Conference & Exhibition, 2018

Towards Fine-Grained DVFS in Embedded Multi-core CPUs.
Proceedings of the Architecture of Computing Systems - ARCS 2018, 2018

2017
CONTREX: Design of embedded mixed-criticality CONTRol systems under consideration of EXtra-functional properties.
Microprocessors and Microsystems - Embedded Hardware Design, 2017

BlackOut: Enabling fine-grained power gating of buffers in Network-on-Chip routers.
J. Parallel Distrib. Comput., 2017

DENA: A DVFS-Capable Heterogeneous NoC Architecture.
Proceedings of the 2017 IEEE Computer Society Annual Symposium on VLSI, 2017


2016
A DVFS Cycle Accurate Simulation Framework with Asynchronous NoC Design for Power-Performance Optimizations.
Signal Processing Systems, 2016

CUTBUF: Buffer Management and Router Design for Traffic Mixing in VNET-Based NoCs.
IEEE Trans. Parallel Distrib. Syst., 2016

Enabling HPC for QoS-sensitive applications: The MANGO approach.
Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition, 2016

2015
A control-based methodology for power-performance optimization in NoCs exploiting DVFS.
Journal of Systems Architecture - Embedded Systems Design, 2015

Modeling DVFS and Power-Gating Actuators for Cycle-Accurate NoC-Based Simulators.
JETC, 2015

An accurate simulation framework for thermal explorations and optimizations.
Proceedings of the 2015 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools, 2015

TEST: Assessing NoC Policies Facing Aging and Leakage Power.
Proceedings of the 2015 Euromicro Conference on Digital System Design, 2015

The MANGO FET-HPC Project: An Overview.
Proceedings of the 18th IEEE International Conference on Computational Science and Engineering, 2015

2013
An analytical, dynamic, power-performance router model for run-time NoC optimizations.
Proceedings of the 2013 IEEE International SOC Conference, Erlangen, Germany, 2013

Adaptive routing and Dynamic Frequency Scaling for NoC power-performance optimizations.
Proceedings of the 2013 23rd International Workshop on Power and Timing Modeling, 2013

A cycle accurate simulation framework for asynchronous NoC design.
Proceedings of the 2013 International Symposium on System on Chip, 2013

Sensor-wise methodology to face NBTI stress of NoC buffers.
Proceedings of the Design, Automation and Test in Europe, 2013

2012
A sensor-less NBTI mitigation methodology for NoC architectures.
Proceedings of the IEEE 25th International SOC Conference, 2012

Towards energy-efficient functional configuration in WSNs.
Proceedings of the 11th IFAC Conference on Programmable Devices and Embedded Systems, 2012

A Temperature and Reliability Oriented Simulation Framework for Multi-core Architectures.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2012

Thermal/performance trade-off in network-on-chip architectures.
Proceedings of the 2012 International Symposium on System on Chip, 2012

HANDS: heterogeneous architectures and networks-on-chip design and simulation.
Proceedings of the International Symposium on Low Power Electronics and Design, 2012

Consolidation of multi-tier workloads with performance and reliability constraints.
Proceedings of the 2012 International Conference on High Performance Computing & Simulation, 2012

A Low-Overhead Heuristic for Mixed Workload Resource Partitioning in Cluster-Based Architectures.
Proceedings of the Architecture of Computing Systems - ARCS 2012 - 25th International Conference, Munich, Germany, February 28, 2012


  Loading...