John Goodacre

According to our database1, John Goodacre authored at least 32 papers between 2005 and 2020.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.



In proceedings 
PhD thesis 




Toward FPGA-Based HPC: Advancing Interconnect Technologies.
IEEE Micro, 2020

Energy Efficient Flash ADC With PVT Variability Compensation Through Advanced Body Biasing.
IEEE Trans. Circuits Syst. II Express Briefs, 2019

On the effects of allocation strategies for exascale computing systems with distributed storage and unified interconnects.
Concurr. Comput. Pract. Exp., 2019

Enabling shared memory communication in networks of MPSoCs.
Concurr. Comput. Pract. Exp., 2019

Scalability analysis of optical Beneš networks based on thermally/electrically tuned Mach-Zehnder interferometers.
Proceedings of the 12th International Workshop on Network on Chip Architectures, 2019

Scaling the capacity of memory systems; evolution and key approaches.
Proceedings of the International Symposium on Memory Systems, 2019

Design Exploration of Multi-tier Interconnection Networks for Exascale Systems.
Proceedings of the 48th International Conference on Parallel Processing, 2019

Enabling Standalone FPGA Computing.
Proceedings of the 2019 IEEE Symposium on High-Performance Interconnects, 2019

Receive-Side Notification for Enhanced RDMA in FPGA Based Networks.
Proceedings of the Architecture of Computing Systems - ARCS 2019, 2019

Next generation of Exascale-class systems: ExaNeSt project and the status of its interconnect and storage development.
Microprocess. Microsystems, 2018

FastPath: Towards Wire-Speed NVMe SSDs.
Proceedings of the 28th International Conference on Field Programmable Logic and Applications, 2018

A CAM-Free Exascalable HPC Router for Low-Energy Communications.
Proceedings of the Architecture of Computing Systems - ARCS 2018, 2018

Innovating the Delivery of Server Technology with Kaleao KMAX.
Comput. Sci. Eng., 2017

HyperMAMBO-X64: Using Virtualization to Support High-Performance Transparent Binary Translation.
Proceedings of the 13th ACM SIGPLAN/SIGOPS International Conference on Virtual Execution Environments, 2017

Paving the Way Towards a Highly Energy-Efficient and Highly Integrated Compute Node for the Exascale Revolution: The ExaNoDe Approach.
Proceedings of the Euromicro Conference on Digital System Design, 2017

Designing an exascale interconnect using multi-objective optimization.
Proceedings of the 2017 IEEE Congress on Evolutionary Computation, 2017

Acoustic emission and angular movement variations from early adulthood healthy knees to late adulthood osteoarthritic knees.
Proceedings of the 38th Annual International Conference of the IEEE Engineering in Medicine and Biology Society, 2016

ECOSCALE: Reconfigurable computing and runtime system for future exascale systems.
Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition, 2016

EUROSERVER: Share-anything scale-out micro-server design.
Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition, 2016

Acoustic emission sonification and magnetic resonance imaging-based kinematics for exploratory analysis of knee joints.
Proceedings of the IEEE International Conference on Bioinformatics and Biomedicine, 2016

EUROSERVER: Energy Efficient Node for European Micro-Servers.
Proceedings of the 17th Euromicro Conference on Digital System Design, 2014

ARM next generation 64bit processors for power efficient compute.
Proceedings of the 2013 International Symposium on VLSI Design, Automation, and Test, 2013

The evolution of the ARM architecture towards big data and the data-centre (abstract only).
Proceedings of the 8th Workshop on Virtualization in High-Performance Cloud Computing, 2013

From embedded multi-core SoCs to scale-out processors.
Proceedings of the Design, Automation and Test in Europe, 2013

The homogeneity of architecture in a heterogeneous world.
Proceedings of the 2012 International Conference on Embedded Computer Systems: Architectures, 2012

Smart devices panel session - Integrating the real world interfaces.
Proceedings of the Design, Automation and Test in Europe, 2011

High-Performance Multiprocessor System on Chip: Trends in Chip Architecture for the Mass Market.
Proceedings of the Multiprocessor System-on-Chip - Hardware Design and Tool Integration., 2011

ARM MPCore; The streamlined and scalable ARM11 processor core.
Proceedings of the 12th Conference on Asia South Pacific Design Automation, 2007

Parallelism and the ARM Instruction Set Architecture.
Computer, 2005