Leon J. Sigal

According to our database1, Leon J. Sigal authored at least 21 papers between 1988 and 2020.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2020
IBM z15: Physical design improvements to significantly increase content in the same technology.
IBM J. Res. Dev., 2020

2018
IBM z14: Enabling physical design in 14-nm technology for high-performance, high-reliability microprocessors.
IBM J. Res. Dev., 2018


2015
IBM z13 circuit design and methodology.
IBM J. Res. Dev., 2015


A case study of electromigration reliability: From design point to system operations.
Proceedings of the IEEE International Reliability Physics Symposium, 2015

2014
Circuit and Physical Design of the zEnterprise™ EC12 Microprocessor Chips and Multi-Chip Module.
IEEE J. Solid State Circuits, 2014

2013

2011

2010
A 270ps 20mW 108-bit End-around Carry Adder for Multiply-Add Fused Floating Point Unit.
J. Signal Process. Syst., 2010

POWER7<sup>TM</sup> local clocking and clocked storage elements.
Proceedings of the IEEE International Solid-State Circuits Conference, 2010

2007
Power-constrained high-frequency circuits for the IBM POWER6 microprocessor.
IBM J. Res. Dev., 2007

2006
A pulsed low-voltage swing latch for reduced power dissipation in high-frequency microprocessors.
Proceedings of the 2006 International Symposium on Low Power Electronics and Design, 2006

1999
Chip integration methodology for the IBM S/390 G5 and G6 custom microprocessors.
IBM J. Res. Dev., 1999

1998
Deep submicron design techniques for the 500 MHz IBM S/390 G5 custom microprocessor.
Proceedings of the International Conference on Computer Design: VLSI in Computers and Processors, 1998

1997
A 4.1-ns compact 54×54-b multiplier utilizing sign-select Booth encoders.
IEEE J. Solid State Circuits, 1997

Circuit design techniques for the high-performance CMOS IBM S/390 Parallel Enterprise Server G4 microprocessor.
IBM J. Res. Dev., 1997

CMOS floating-point unit for the S/390 Parallel Enterprise Server G4.
IBM J. Res. Dev., 1997

High-Performance CMOS Circuit Techniques for the G-4 S/390 Microprocessor.
Proceedings of the Proceedings 1997 International Conference on Computer Design: VLSI in Computers & Processors, 1997

A Radix-8 CMOS S/390 Multiplier.
Proceedings of the 13th Symposium on Computer Arithmetic (ARITH-13 '97), 1997

1988
Concurrent Off-Phase Built-in Self-Test of Dormant Logic.
Proceedings of the Proceedings International Test Conference 1988, 1988


  Loading...