Tiago Rogério Mück

Orcid: 0000-0002-6515-0312

According to our database1, Tiago Rogério Mück authored at least 32 papers between 2010 and 2023.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
DynAMO: Improving Parallelism Through Dynamic Placement of Atomic Memory Operations.
Proceedings of the 50th Annual International Symposium on Computer Architecture, 2023

Tutorial: MARS: A Framework for Runtime Monitoring, Modeling, and Management of Realtime Systems.
Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis, 2023

2021
MARS: Middleware for Adaptive Reflective Computer Systems.
CoRR, 2021

Network-on-Chips for Future 3D Stacked Dies (Invited).
Proceedings of the ACM/IEEE International Workshop on System Level Interconnect Prediction, 2021

Reflecting on Self-Aware Systems-on-Chip.
Proceedings of the A Journey of Embedded and Cyber-Physical Systems, 2021

2020
The gem5 Simulator: Version 20.0+.
CoRR, 2020

2019
SOSA: Self-Optimizing Learning with Self-Adaptive Control for Hierarchical System-on-Chip Management.
Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture, 2019

2018
Reflective On-Chip Resource Management Policies for Energy-Efficient Heterogeneous Multiprocessors.
PhD thesis, 2018

Design Methodology for Responsive and Rrobust MIMO Control of Heterogeneous Multicores.
IEEE Trans. Multi Scale Comput. Syst., 2018

CHIPS-AHOy: a predictable holistic cyber-physical hypervisor for MPSoCs.
Proceedings of the 18th International Conference on Embedded Computer Systems: Architectures, 2018

Exploring Hybrid Memory Caches in Chip Multiprocessors.
Proceedings of the 13th International Symposium on Reconfigurable Communication-centric Systems-on-Chip, 2018

Design methodologies for enabling self-awareness in autonomous systems.
Proceedings of the 2018 Design, Automation & Test in Europe Conference & Exhibition, 2018

Gain scheduled control for nonlinear power management in CMPs.
Proceedings of the 2018 Design, Automation & Test in Europe Conference & Exhibition, 2018

SPECTR: Formal Supervisory Control and Coordination for Many-core Systems Resource Management.
Proceedings of the Twenty-Third International Conference on Architectural Support for Programming Languages and Operating Systems, 2018

2017
Exploiting Heterogeneity for Aging-Aware Load Balancing in Mobile Platforms.
IEEE Trans. Multi Scale Comput. Syst., 2017

PoIiCym: rapid prototyping of resource management policies for HMPs.
Proceedings of the International Symposium on Rapid System Prototyping, 2017

Exploring fast and slow memories in HMP core types: work-in-progress.
Proceedings of the Twelfth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis Companion, 2017

2016
SPARTA: runtime task allocation for energy efficient heterogeneous many-cores.
Proceedings of the Eleventh IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, 2016

Cross-layer virtual/physical sensing and actuation for resilient heterogeneous many-core SoCs.
Proceedings of the 21st Asia and South Pacific Design Automation Conference, 2016

2015
SmartBalance: a sensing-driven linux load balancer for energy efficiency of heterogeneous MPSoCs.
Proceedings of the 52nd Annual Design Automation Conference, 2015

Run-DMC: Runtime dynamic heterogeneous multicore performance and power estimation for energy efficiency.
Proceedings of the 2015 International Conference on Hardware/Software Codesign and System Synthesis, 2015

2014
Toward Unified Design of Hardware and Software Components Using C++.
IEEE Trans. Computers, 2014

Aspect-oriented RTL HW design using SystemC.
Microprocess. Microsystems, 2014

A metaprogrammed C++ framework for hardware/software component integration and communication.
J. Syst. Archit., 2014

2013
An Implementation of the AES Cipher Using HLS.
Proceedings of the III Brazilian Symposium on Computing Systems Engineering, 2013

Seamless integration of HW/SW components in a HLS-based SoC design environment.
Proceedings of the 24th IEEE International Symposium on Rapid System Prototyping, 2013

2012
Implementing OS components in hardware using AOP.
ACM SIGOPS Oper. Syst. Rev., 2012

On AOP techniques for C++-based HW/SW component implementation.
Proceedings of the 19th IEEE International Conference on Electronics, Circuits and Systems, 2012

2011
A Case Study of AOP and OOP Applied to Digital Hardware Design.
Proceedings of the Brazilian Symposium on Computing System Engineering, 2011

High-level design and synthesis of a resource scheduler.
Proceedings of the 18th IEEE International Conference on Electronics, Circuits and Systems, 2011

2010
A configurable medium access control protocol for IEEE 802.15.4 networks.
Proceedings of the International Conference on Ultra Modern Telecommunications, 2010

A run-time memory management approach for scratch-pad-based embedded systems.
Proceedings of 15th IEEE International Conference on Emerging Technologies and Factory Automation, 2010


  Loading...