Dongku Kang

Orcid: 0000-0003-1261-6446

According to our database1, Dongku Kang authored at least 16 papers between 2003 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
A 3.0 Gb/s/pin 4<sup>th</sup> generation F-chip with Toggle 5.0 Specification for 16Tb NAND Flash Memory Multi chip Package.
Proceedings of the 2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), 2023

2022

2021
A 1.8-Gb/s/Pin 16-Tb NAND Flash Memory Multi-Chip Package With F-Chip for High-Performance and High-Capacity Storage.
IEEE J. Solid State Circuits, 2021

2020
Rapid Detection of β-Lactamase-Producing Bacteria Using the Integrated Comprehensive Droplet Digital Detection (IC 3D) System.
Sensors, 2020

A 1.8 Gb/s/pin 16Tb NAND Flash Memory Multi-Chip Package with F-Chip of Toggle 4.0 Specification for High Performance and High Capacity Storage Systems.
Proceedings of the IEEE Symposium on VLSI Circuits, 2020


2019

2018
A flash memory controller for 15μs ultra-low-latency SSD using high-speed 3D NAND flash with 3μs read time.
Proceedings of the 2018 IEEE International Solid-State Circuits Conference, 2018

2017
256 Gb 3 b/Cell V-nand Flash Memory With 48 Stacked WL Layers.
IEEE J. Solid State Circuits, 2017

2016

2015
Floating Droplet Array: An Ultrahigh-Throughput Device for Droplet Trapping, Real-time Analysisand Recovery.
Micromachines, 2015

2006
Layout-driven architecture synthesis for high-speed digital filters.
IEEE Trans. Very Large Scale Integr. Syst., 2006

2005
Power Supply Noise-Aware Scheduling and Allocation for DSP Synthesis.
Proceedings of the 6th International Symposium on Quality of Electronic Design (ISQED 2005), 2005

2004
Simultaneous Multiple-Vdd Scheduling and Allocation for Partitioned Floorplan.
Proceedings of the 5th International Symposium on Quality of Electronic Design (ISQED 2004), 2004

Floorplan-Aware Low-Complexity Digital Filter Synthesis for Low-Power & High-Speed.
Proceedings of the 22nd IEEE International Conference on Computer Design: VLSI in Computers & Processors (ICCD 2004), 2004

2003
Multiple-Vdd Scheduling/Allocation for Partitioned Floorplan.
Proceedings of the 21st International Conference on Computer Design (ICCD 2003), 2003


  Loading...