Frédéric Pétrot
Orcid: 0000-0003-0624-7373Affiliations:
- Grenoble Institute of Technology, France
According to our database1,
Frédéric Pétrot
authored at least 140 papers
between 1991 and 2023.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
-
on github.com
-
on tima.imag.fr
On csauthors.net:
Bibliography
2023
IEEE Comput. Archit. Lett., 2023
Proceedings of the International Joint Conference on Neural Networks, 2023
Proceedings of the DroneSE and RAPIDO: System Engineering for constrained embedded systems, 2023
2022
Proceedings of the IEEE International Workshop on Rapid System Prototyping, 2022
Proceedings of the 2022 Design, Automation & Test in Europe Conference & Exhibition, 2022
Proceedings of the 33rd IEEE International Conference on Application-specific Systems, 2022
2021
Microprocess. Microsystems, November, 2021
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2021
Component Based Framework for Designing and Validating Asynchronous Algorithms for Electrical Measurement and Protection.
Proceedings of the 4th IEEE International Conference on Industrial Cyber-Physical Systems, 2021
Proceedings of the 24th Euromicro Conference on Digital System Design, 2021
Proceedings of the IEEE/ACM International Symposium on Code Generation and Optimization, 2021
Proceedings of the ASPDAC '21: 26th Asia and South Pacific Design Automation Conference, 2021
Arbitrary and Variable Precision Floating-Point Arithmetic Support in Dynamic Binary Translation.
Proceedings of the ASPDAC '21: 26th Asia and South Pacific Design Automation Conference, 2021
2020
Proceedings of the International Workshop on Rapid System Prototyping, 2020
Low Power Tiny Binary Neural Network with improved accuracy in Human Recognition Systems.
Proceedings of the 23rd Euromicro Conference on Digital System Design, 2020
Proceedings of the 2020 Design, Automation & Test in Europe Conference & Exhibition, 2020
Proceedings of the PACT '20: International Conference on Parallel Architectures and Compilation Techniques, 2020
2019
IEEE Trans. Very Large Scale Integr. Syst., 2019
Loop aware CFG matching strategy for accurate performance estimation in IR-level native simulation.
Integr., 2019
Multi-Triggered Embedded Software Code Generation for Electrical Metering and Protection Applications.
Proceedings of the 30th International Workshop on Rapid System Prototyping, 2019
Electronic System Level Design of Heterogeneous Systems: a Motor Speed Control System Case Study.
Proceedings of the 17th IEEE International New Circuits and Systems Conference, 2019
2018
High-Efficiency Convolutional Ternary Neural Networks with Custom Adder Trees and Weight Compression.
ACM Trans. Reconfigurable Technol. Syst., 2018
Proceedings of the 2018 International Symposium on Rapid System Prototyping, 2018
Proceedings of the 2018 Design, Automation & Test in Europe Conference & Exhibition, 2018
A mapping approach between IR and binary CFGs dealing with aggressive compiler optimizations for performance estimation.
Proceedings of the 23rd Asia and South Pacific Design Automation Conference, 2018
Proceedings of the 29th IEEE International Conference on Application-specific Systems, 2018
2017
Proceedings of the Handbook of Hardware/Software Codesign., 2017
Efficient and Versatile FPGA Acceleration of Support Counting for Stream Mining of Sequences and Frequent Itemsets.
ACM Trans. Reconfigurable Technol. Syst., 2017
Detecting Software Cache Coherence Violations in MPSoC Using Traces Captured on Virtual Platforms.
ACM Trans. Embed. Comput. Syst., 2017
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2017
A 4 × 4 × 2 Homogeneous Scalable 3D Network-on-Chip Circuit With 326 MFlit/s 0.66 pJ/b Robust and Fault Tolerant Asynchronous 3D Links.
IEEE J. Solid State Circuits, 2017
Trace-driven exploration of sharing set management strategies for cache coherence in manycores.
Proceedings of the 15th IEEE International New Circuits and Systems Conference, 2017
A Meta-Routing Method to Create Multiple Virtual Logical Networks on a Single Hardware NoC.
Proceedings of the 2017 IEEE Computer Society Annual Symposium on VLSI, 2017
Proceedings of the 2017 International Joint Conference on Neural Networks, 2017
Scalable high-performance architecture for convolutional ternary neural networks on FPGA.
Proceedings of the 27th International Conference on Field Programmable Logic and Applications, 2017
Optimizing Memory Access Performance Using Hardware Assisted Virtualization in Retargetable Dynamic Binary Translation.
Proceedings of the Euromicro Conference on Digital System Design, 2017
Proceedings of the Euromicro Conference on Digital System Design, 2017
Modeling instruction cache and instruction buffer for performance estimation of VLIW architectures using native simulation.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2017
IR-level annotation strategy dealing with aggressive loop optimizations for performance estimation in native simulation: work-in-progress.
Proceedings of the Twelfth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis Companion, 2017
Loop aware IR-level annotation framework for performance estimation in native simulation.
Proceedings of the 22nd Asia and South Pacific Design Automation Conference, 2017
A Method for Fast Evaluation of Sharing Set Management Strategies in Cache Coherence Protocols.
Proceedings of the Architecture of Computing Systems - ARCS 2017, 2017
2016
Des. Autom. Embed. Syst., 2016
Simulation driven insertion of data prefetching instructions for early software-on-SoC optimization.
Proceedings of the 2016 International Symposium on Rapid System Prototyping, 2016
8.1 A 4×4×2 homogeneous scalable 3D network-on-chip circuit with 326MFlit/s 0.66pJ/b robust and fault-tolerant asynchronous 3D links.
Proceedings of the 2016 IEEE International Solid-State Circuits Conference, 2016
Proceedings of the 2016 Workshop on Rapid Simulation and Performance Evaluation, 2016
2015
Simulation native basée sur le support matériel à la virtualisation cas des systèmes many-cœurs spécifiques.
Tech. Sci. Informatiques, 2015
Proceedings of the 2015 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools, 2015
Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, 2015
2014
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2014
Device driver generation targeting multiple operating systems using a model-driven methodology.
Proceedings of the 25nd IEEE International Symposium on Rapid System Prototyping, 2014
Proceedings of the 10th European Workshop on Microelectronics Education (EWME), 2014
Scalability bottlenecks discovery in MPSoC platforms using data mining on simulation traces.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2014
2013
IEEE Trans. Computers, 2013
Elevator-First: A Deadlock-Free Distributed Routing Algorithm for Vertically Partially Connected 3D-NoCs.
IEEE Trans. Computers, 2013
An environment for (re)configuration and execution management of heterogeneous flexible radio platforms.
Microprocess. Microsystems, 2013
Design of a medium voltage protection device using system simulation approaches: a case study.
Int. J. Embed. Syst., 2013
Automated generation of efficient instruction decoders for instruction set simulators.
Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 2013
Proceedings of the 2013 Euromicro Conference on Digital System Design, 2013
A system-level overview and comparison of three High-Speed Serial Links: USB 3.0, PCI Express 2.0 and LLI 1.0.
Proceedings of the 16th IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems, 2013
Proceedings of the Design, Automation and Test in Europe, 2013
Native simulation of complex VLIW instruction sets using static binary translation and Hardware-Assisted Virtualization.
Proceedings of the 18th Asia and South Pacific Design Automation Conference, 2013
2012
J. Signal Process. Syst., 2012
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2012
Automatic congestion detection in MPSoC programs using data mining on simulation traces.
Proceedings of the 23rd IEEE International Symposium on Rapid System Prototyping, 2012
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2012
Proceedings of the 2012 IEEE/ACM International Conference on Computer-Aided Design, 2012
Proceedings of the 22nd International Conference on Field Programmable Logic and Applications (FPL), 2012
Proceedings of the 15th Euromicro Conference on Digital System Design, 2012
Proceedings of the 49th Annual Design Automation Conference 2012, 2012
Proceedings of the 10th International Conference on Hardware/Software Codesign and System Synthesis, 2012
2011
Proceedings of the 3D Integration for NoC-based SoC Architectures, 2011
Systèmes de mémoire transactionnelle pour les architectures à base de NoC Conception, implémentation et comparaison de deux politiques.
Tech. Sci. Informatiques, 2011
A non intrusive simulation-based trace system to analyse Multiprocessor Systems-on-Chip software.
Proceedings of the 22nd IEEE International Symposium on Rapid System Prototyping, 2011
Proceedings of the 22nd IEEE International Symposium on Rapid System Prototyping, 2011
Physical Implementation of an Asynchronous 3D-NoC Router Using Serial Vertical Links.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2011
EEEP: an <i>extreme end</i> to <i>end</i> flow control <i>protocol</i> for SDRAM access through networks on chip.
Proceedings of the Fifth International Workshop on Interconnection Network Architecture, 2011
An Environment for (re)configuration and Execution Managenment of Flexible Radio Platforms.
Proceedings of the 14th Euromicro Conference on Digital System Design, 2011
Speeding-up SIMD instructions dynamic binary translation in embedded processor simulation.
Proceedings of the Design, Automation and Test in Europe, 2011
Handling dynamic frequency changes in statically scheduled cycle-accurate simulation.
Proceedings of the 16th Asia South Pacific Design Automation Conference, 2011
Using Amdahl's Law for Performance Analysis of Many-Core SoC Architectures Based on Functionally Asymmetric Processors.
Proceedings of the Architecture of Computing Systems - ARCS 2011, 2011
2010
J. Syst. Archit., 2010
Lightweight Transactional Memory systems for NoCs based architectures: Design, implementation and comparison of two policies.
J. Parallel Distributed Comput., 2010
Evaluation of the implementation cost of cache coherence protocols using omniscient actions.
Des. Autom. Embed. Syst., 2010
Improving the tests coverage of a medium voltage protection device using system simulation approaches.
Proceedings of the IEEE Fifth International Symposium on Industrial Embedded Systems, 2010
Design environment for the support of configurable Network Interfaces in NoC-based platforms.
Proceedings of the 2010 International Conference on Embedded Computer Systems: Architectures, 2010
A flexible hybrid simulation platform targeting multiple configurable processors SoC.
Proceedings of the 15th Asia South Pacific Design Automation Conference, 2010
2009
Proceedings of the IEEE Fourth International Symposium on Industrial Embedded Systems, 2009
Synthesis of Communication Mechanisms for Multi-tile Systems Based on Heterogeneous Multi-processor System-On-Chips.
Proceedings of the Twentienth IEEE/IFIP International Symposium on Rapid System Prototyping, 2009
Practical Design Space Exploration of an H264 Decoder for Handheld Devices Using a Virtual Platform.
Proceedings of the Integrated Circuit and System Design. Power and Timing Modeling, 2009
Abstract Description of System Application and Hardware Architecture for Hardware/Software Code Generation.
Proceedings of the 12th Euromicro Conference on Digital System Design, 2009
Proceedings of the 12th Euromicro Conference on Digital System Design, 2009
Adaptive Dynamic Voltage and Frequency Scaling Algorithm for Symmetric Multiprocessor Architecture.
Proceedings of the 12th Euromicro Conference on Digital System Design, 2009
Proceedings of the Design, Automation and Test in Europe, 2009
Using binary translation in event driven simulation for fast and flexible MPSoC simulation.
Proceedings of the 7th International Conference on Hardware/Software Codesign and System Synthesis, 2009
Proceedings of the 7th International Conference on Hardware/Software Codesign and System Synthesis, 2009
Proceedings of the 14th Asia South Pacific Design Automation Conference, 2009
Automatic instrumentation of embedded software for high level hardware/software co-simulation.
Proceedings of the 14th Asia South Pacific Design Automation Conference, 2009
A System Framework for the Design of Embedded Software Targeting Heterogeneous Multi-core SoCs.
Proceedings of the 20th IEEE International Conference on Application-Specific Systems, 2009
2008
Estimation et optimisation de la consommation dans les SoC utilisant la simulation précise au cycle.
Tech. Sci. Informatiques, 2008
Int. J. Parallel Program., 2008
Proceedings of the 21st International Conference on VLSI Design (VLSI Design 2008), 2008
Proceedings of the 2008 International Conference on Embedded Computer Systems: Architectures, 2008
Proceedings of the 19th IEEE/IFIP International Symposium on Rapid System Prototyping: RSP 2009, 2008
Multi-CPU/FPGA Platform Based Heterogeneous Multiprocessor Prototyping: New Challenges for Embedded Software Designers.
Proceedings of the 19th IEEE/IFIP International Symposium on Rapid System Prototyping: RSP 2009, 2008
Proceedings of the 11th Euromicro Conference on Digital System Design: Architectures, 2008
Proceedings of the Design, Automation and Test in Europe, 2008
Proceedings of the Design, Automation and Test in Europe, 2008
2007
VLSI Design, 2007
IEEE Distributed Syst. Online, 2007
Proceedings of the IEEE International Conference on Application-Specific Systems, 2007
2006
Fast Prototyping of POSIX Based Applications on a Multiprocessor SoC Architecture: "Hardware-Dependent Software Oriented Approach".
Proceedings of the 17th IEEE International Workshop on Rapid System Prototyping (RSP 2006), 2006
Service Based Component Design Approach for Flexible Hardware/Software Interface Modeling.
Proceedings of the 17th IEEE International Workshop on Rapid System Prototyping (RSP 2006), 2006
MP-SoC Architecture for an Obstacle Detection Application in Pre-Crash Situation.
Proceedings of the 2nd International Workshop on Reconfigurable Communication-centric Systems-on-Chip, 2006
On Cache Coherency and Memory Consistency Issues in NoC Based Shared Memory Multiprocessor SoC Architectures.
Proceedings of the Ninth Euromicro Conference on Digital System Design: Architectures, Methods and Tools (DSD 2006), 30 August, 2006
Proceedings of the 43rd Design Automation Conference, 2006
2005
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2005
Proceedings of the EMSOFT 2005, 2005
2004
Ann. des Télécommunications, 2004
Proceedings of the Euro-Par 2004 Parallel Processing, 2004
2003
Proceedings of the 16th Annual Symposium on Integrated Circuits and Systems Design, 2003
Lightweight Implementation of the POSIX Threads API for an On-Chip MIPS Multiprocessor with VCI Interconnect.
Proceedings of the 2003 Design, 2003
Lightweight Implementation of the POSIX Threads API for an On-Chip MIPS Multiprocessor with VCI Interconnect.
Proceedings of the Embedded Software for SoC, 2003
2002
Proceedings of the 2002 9th IEEE International Conference on Electronics, 2002
2001
Proceedings of the 12th IEEE International Workshop on Rapid System Prototyping (RSP 2001), 2001
Proceedings of the Ninth International Symposium on Hardware/Software Codesign, 2001
2000
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000
Proceedings of the 37th Conference on Design Automation, 2000
1999
Proceedings of the 12th International Conference on VLSI Design (VLSI Design 1999), 1999
1998
Proceedings of the 24th EUROMICRO '98 Conference, 1998
Efficient Combinational Loops Handling for Cycle Precise Simulation of System on a Chip.
Proceedings of the 24th EUROMICRO '98 Conference, 1998
1997
Cycle precise core based hardware/software system simulation with predictable event propagation.
Proceedings of the 23rd EUROMICRO Conference '97, 1997
Proceedings of the Proceedings 30st Annual Simulation Symposium (SS '97), April 7-9, 1997, 1997
1995
Proceedings of the 1995 IEEE International Symposium on Circuits and Systems, ISCAS 1995, Seattle, Washington, USA, April 30, 1995
1994
Proceedings of the Proceedings EURO-DAC'94, 1994
1991
Proceedings of the conference on European design automation, 1991