Huaqiang Wu

According to our database1, Huaqiang Wu authored at least 28 papers between 2014 and 2020.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Other 

Links

On csauthors.net:

Bibliography

2020
Large-scale neuromorphic optoelectronic computing with a reconfigurable diffractive processing unit.
CoRR, 2020

33.1 A 74 TMACS/W CMOS-RRAM Neurosynaptic Core with Dynamically Reconfigurable Dataflow and In-situ Transposable Weights for Probabilistic Graphical Models.
Proceedings of the 2020 IEEE International Solid- State Circuits Conference, 2020

33.2 A Fully Integrated Analog ReRAM Based 78.4TOPS/W Compute-In-Memory Chip with Fully Parallel MAC Computing.
Proceedings of the 2020 IEEE International Solid- State Circuits Conference, 2020

2019
Three-Dimensional nand Flash for Vector-Matrix Multiplication.
IEEE Trans. Very Large Scale Integr. Syst., 2019

On-Chip Analog Trojan Detection Framework for Microprocessor Trustworthiness.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2019

A Reconfigurable RRAM Physically Unclonable Function Utilizing Post-Process Randomness Source With <6×10<sup>-6</sup> Native Bit Error Rate.
Proceedings of the IEEE International Solid- State Circuits Conference, 2019

Reliability Perspective on Neuromorphic Computing Based on Analog RRAM.
Proceedings of the IEEE International Reliability Physics Symposium, 2019

Design Guidelines of RRAM based Neural-Processing-Unit: A Joint Device-Circuit-Algorithm Analysis.
Proceedings of the 56th Annual Design Automation Conference 2019, 2019

Circuit Design Challenges in Computing-in-Memory for AI Edge Devices.
Proceedings of the 13th IEEE International Conference on ASIC, 2019

2018
Sign backpropagation: An on-chip learning algorithm for analog RRAM neuromorphic computing systems.
Neural Networks, 2018

Building Towards "Invisible Cloak": Robust Physical Adversarial Attack on YOLO Object Detector.
Proceedings of the 9th IEEE Annual Ubiquitous Computing, 2018

R2D2: Runtime reassurance and detection of A2 Trojan.
Proceedings of the 2018 IEEE International Symposium on Hardware Oriented Security and Trust, 2018

2017
Resistive Random Access Memory for Future Information Processing System.
Proc. IEEE, 2017

New structure with SiO<sub>2</sub>-gate-dielectric select gates in vertical-channel three-dimensional (3D) NAND flash memory.
Microelectron. Reliab., 2017

Circuit design for beyond von Neumann applications using emerging memory: From nonvolatile logics to neuromorphic computing.
Proceedings of the 18th International Symposium on Quality Electronic Design, 2017

Neuromorphic Computing based on Resistive RAM.
Proceedings of the on Great Lakes Symposium on VLSI 2017, 2017

Optimization of writing scheme on 1T1R RRAM to achieve both high speed and good uniformity.
Proceedings of the 47th European Solid-State Device Research Conference, 2017

A 0.13μm 64Mb HfOx ReRAM using configurable ramped voltage write and low read-disturb sensing techniques for reliability improvement.
Proceedings of the 2017 IEEE Custom Integrated Circuits Conference, 2017

Extending 1kb RRAM array from weak PUF to strong PUF by employment of SHA module.
Proceedings of the 2017 Asian Hardware Oriented Security and Trust Symposium, 2017

2016
A highly reliable and tamper-resistant RRAM PUF: Design and experimental validation.
Proceedings of the 2016 IEEE International Symposium on Hardware Oriented Security and Trust, 2016

RRAM Cross-Point Arrays.
Proceedings of the 3D Flash Memories, 2016

2015
The effect of variation on neuromorphic network based on 1T1R memristor array.
Proceedings of the 15th Non-Volatile Memory Technology Symposium, 2015

Theory study and implementation of configurable ECC on RRAM memory.
Proceedings of the 15th Non-Volatile Memory Technology Symposium, 2015

A 16 Mb RRAM test chip based on analog power system with tunable write pulses.
Proceedings of the 15th Non-Volatile Memory Technology Symposium, 2015

Synaptic learning behaviors achieved by metal ion migration in a Cu/PEDOT: PSS/Ta memristor.
Proceedings of the 15th Non-Volatile Memory Technology Symposium, 2015

1S1R device with self-compliance property for high density cross-point memory applications.
Proceedings of the 15th Non-Volatile Memory Technology Symposium, 2015

Graphene oxide and TiO2 nano-particle composite based nonvolatile memory.
Proceedings of the 15th Non-Volatile Memory Technology Symposium, 2015

2014
Stack engineering for ReRAM devices performance improvement.
Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014


  Loading...