Marco Platzner
Orcid: 0000-0002-6893-063XAffiliations:
- University of Paderborn, Germany
According to our database1,
Marco Platzner
authored at least 192 papers
between 1995 and 2023.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2023
Proceedings of the 24th International Symposium on Quality Electronic Design, 2023
IROS, 2023
Proceedings of the Seventh IEEE International Conference on Robotic Computing, 2023
Mapping and Optimizing Communication in ROS 2-based Applications on Configurable System-on-Chip Platforms.
Proceedings of the 9th International Conference on Robotics and Artificial Intelligence, 2023
On Guaranteeing Schedulability of Periodic Real-Time Hardware Tasks Under ReconOS<sup>64</sup>.
Proceedings of the Applied Reconfigurable Computing. Architectures, Tools, and Applications, 2023
2022
ACM Trans. Reconfigurable Technol. Syst., 2022
Exploiting Hardware-Based Data-Parallel and Multithreading Models for Smart Edge Computing in Reconfigurable FPGAs.
IEEE Trans. Computers, 2022
RadioML Meets FINN: Enabling Future RF Applications With FPGA Streaming Architectures.
IEEE Micro, 2022
CoRR, 2022
Proceedings of the 30th IFIP/IEEE 30th International Conference on Very Large Scale Integration, 2022
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2022
Proceedings of the Sixth IEEE International Conference on Robotic Computing, 2022
ReconOS<sup>64</sup>: A Hardware Operating System for Modern Platform FPGAs with 64-Bit Support.
Proceedings of the IEEE International Parallel and Distributed Processing Symposium, 2022
XCS on embedded systems: an analysis of execution profiles and accelerated classifier deletion.
Proceedings of the GECCO '22: Genetic and Evolutionary Computation Conference, Companion Volume, Boston, Massachusetts, USA, July 9, 2022
Proceedings of the Applications of Evolutionary Computation - 25th European Conference, 2022
Proceedings of the 25th Euromicro Conference on Digital System Design, 2022
Proceedings of the 2022 Design, Automation & Test in Europe Conference & Exhibition, 2022
Proceedings of the DAC '22: 59th ACM/IEEE Design Automation Conference, San Francisco, California, USA, July 10, 2022
2021
IEEE Access, 2021
FLight: FPGA Acceleration of Lightweight DNN Model Inference in Industrial Analytics.
Proceedings of the Machine Learning and Principles and Practice of Knowledge Discovery in Databases, 2021
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2021
<i>LDAX</i>: A Learning-based Fast Design Space Exploration Framework for Approximate Circuit Synthesis.
Proceedings of the GLSVLSI '21: Great Lakes Symposium on VLSI 2021, 2021
An experimental comparison of explore/exploit strategies for the learning classifier system XCS.
Proceedings of the GECCO '21: Genetic and Evolutionary Computation Conference, 2021
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2021
Proceedings of the Applied Reconfigurable Computing. Architectures, Tools, and Applications, 2021
2020
IEEE Trans. Very Large Scale Integr. Syst., 2020
Int. J. Reconfigurable Comput., 2020
Proceedings of the 2020 IEEE International Parallel and Distributed Processing Symposium Workshops, 2020
Proceedings of the International Conference on Field-Programmable Technology, 2020
Proceedings of the GLSVLSI '20: Great Lakes Symposium on VLSI 2020, 2020
Proceedings of the GECCO '20: Genetic and Evolutionary Computation Conference, 2020
Proceedings of the GECCO '20: Genetic and Evolutionary Computation Conference, 2020
DeepWind: An Accurate Wind Turbine Condition Monitoring Framework via Deep Learning on Embedded Platforms.
Proceedings of the 25th IEEE International Conference on Emerging Technologies and Factory Automation, 2020
Optimal and Greedy Heuristic Approaches for Scheduling and Mapping of Hardware Tasks to Reconfigurable Computing Devices.
Proceedings of the Applied Reconfigurable Computing. Architectures, Tools, and Applications, 2020
2019
An Accelerator for Resolution Proof Checking based on FPGA and Hybrid Memory Cube Technology.
J. Signal Process. Syst., 2019
J. Parallel Distributed Comput., 2019
Optimization of Application-Specific L1 Cache Translation Functions of the LEON3 Processor.
Proceedings of the 11th International Conference on Soft Computing and Pattern Recognition (SoCPaR 2019), 2019
Proceedings of the IEEE International Parallel and Distributed Processing Symposium Workshops, 2019
Proceedings of the 2019 on Great Lakes Symposium on VLSI, 2019
Proceedings of the Applied Reconfigurable Computing - 15th International Symposium, 2019
2018
R-Codesign: Codesign Methodology for Real-Time Reconfigurable Embedded Systems Under Energy Constraints.
IEEE Access, 2018
Proceedings of the IFIP/IEEE International Conference on Very Large Scale Integration, 2018
Proceedings of the 29th IEEE International Conference on Application-specific Systems, 2018
Proceedings of the Architecture of Computing Systems - ARCS 2018, 2018
Proceedings of the Applied Reconfigurable Computing. Architectures, Tools, and Applications, 2018
2017
ACM Trans. Reconfigurable Technol. Syst., 2017
ACM Trans. Design Autom. Electr. Syst., 2017
Guest Editorial: IEEE Transactions on Computers and IEEE Transactions on Emerging Topics in Computing Joint Special Section on Innovation in Reconfigurable Computing Fabrics from Devices to Architectures.
IEEE Trans. Emerg. Top. Comput., 2017
Evaluating fault-tolerance of redundant FPGA structures using Boolean difference calculus.
Microprocess. Microsystems, 2017
Proceedings of the 12th International Symposium on Reconfigurable Communication-centric Systems-on-Chip, 2017
Adaptable Realization of Industrial Analytics Functions on Edge-Devices using Reconfigurable Architectures.
Proceedings of the Machine Learning for Cyber Physical Systems, 2017
Evolvable caches: Optimization of reconfigurable cache mappings for a LEON3/Linux-based multi-core processor.
Proceedings of the International Conference on Field Programmable Technology, 2017
Accurate private/shared classification of memory accesses: A run-time analysis system for the LEON3 multi-core processor.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2017
A Zynq-based dynamically reconfigurable high density myoelectric prosthesis controller.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2017
reMinMin: A novel static energy-centric list scheduling approach based on real measurements.
Proceedings of the 28th IEEE International Conference on Application-specific Systems, 2017
Evaluation methodology for complex non-deterministic functions: A case study in metaheuristic optimization of caches.
Proceedings of the 2017 NASA/ESA Conference on Adaptive Hardware and Systems, 2017
2016
Proceedings of the Self-aware Computing Systems - An Engineering Approach, 2016
Proceedings of the Self-aware Computing Systems - An Engineering Approach, 2016
Proceedings of the Self-aware Computing Systems - An Engineering Approach, 2016
Theor. Comput. Sci., 2016
An architecture and design tool flow for embedding a virtual FPGA into a reconfigurable system-on-chip.
Comput. Electr. Eng., 2016
Verifying worst-case completion times for reconfigurable hardware modules using proof-carrying hardware.
Proceedings of the 11th International Symposium on Reconfigurable Communication-centric Systems-on-Chip, 2016
Proceedings of the 11th International Symposium on Reconfigurable Communication-centric Systems-on-Chip, 2016
Thread shadowing: On the effectiveness of error detection at the hardware thread level.
Proceedings of the International Conference on ReConFigurable Computing and FPGAs, 2016
Proceedings of the Software Technologies, 11th International Joint Conference, 2016
Proceedings of the 11th International Joint Conference on Software Technologies (ICSOFT 2016) - Volume 1: ICSOFT-EA, Lisbon, Portugal, July 24, 2016
Boolean Difference Based Reliability Evaluation of Fault-Tolerant Circuit Structures on FPGAs.
Proceedings of the 2016 Euromicro Conference on Digital System Design, 2016
Performance-centric scheduling with task migration for a heterogeneous compute node in the data center.
Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition, 2016
Proceedings of the Eleventh IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, 2016
Proceedings of the IEEE Conference on Computational Intelligence and Games, 2016
Proceedings of the Computers and Games - 9th International Conference, 2016
2015
Distributed Monte Carlo Tree Search: A Novel Technique and its Application to Computer Go.
IEEE Trans. Comput. Intell. AI Games, 2015
Proceedings of the International Conference on ReConFigurable Computing and FPGAs, 2015
Proceedings of the 2015 International Conference on Field Programmable Technology, 2015
Proceedings of the 25th International Conference on Field Programmable Logic and Applications, 2015
On-The-Fly Verification of Reconfigurable Image Processing Modules Based on a Proof-Carrying Hardware Approach.
Proceedings of the Applied Reconfigurable Computing - 11th International Symposium, 2015
Microarchitectural optimization by means of reconfigurable and evolvable cache mappings.
Proceedings of the 2015 NASA/ESA Conference on Adaptive Hardware and Systems, 2015
Adaptive Playouts in Monte-Carlo Tree Search with Policy-Gradient Reinforcement Learning.
Proceedings of the Advances in Computer Games - 14th International Conference, 2015
2014
ACM Trans. Reconfigurable Technol. Syst., 2014
Microprocess. Microsystems, 2014
Proceedings of the 2014 International Conference on ReConFigurable Computing and FPGAs, 2014
Proceedings of the 2014 IEEE International Parallel & Distributed Processing Symposium Workshops, 2014
Proceedings of the Integrated Formal Methods - 11th International Conference, 2014
Proceedings of the 2014 IEEE International Conference on Evolvable Systems, 2014
Memory security in reconfigurable computers: Combining formal verification with monitoring.
Proceedings of the 2014 International Conference on Field-Programmable Technology, 2014
A hardware/software infrastructure for performance monitoring on LEON3 multicore platforms.
Proceedings of the 24th International Conference on Field Programmable Logic and Applications, 2014
Towards robust HD EMG pattern recognition: Reducing electrode displacement effect using structural similarity.
Proceedings of the 36th Annual International Conference of the IEEE Engineering in Medicine and Biology Society, 2014
Proceedings of the 2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2014
Proceedings of the 2014 IEEE Conference on Computational Intelligence and Games, 2014
Thread Shadowing: Using Dynamic Redundancy on Hybrid Multi-cores for Error Detection.
Proceedings of the Reconfigurable Computing: Architectures, Tools, and Applications, 2014
2013
Classification of Electromyographic Signals: Comparing Evolvable Hardware to Conventional Classifiers.
IEEE Trans. Evol. Comput., 2013
A self-adaptive heterogeneous multi-core architecture for embedded real-time video object tracking.
J. Real Time Image Process., 2013
Dynamic reliability management: Reconfiguring reliability-levels of hardware designs at runtime.
Proceedings of the 2012 International Conference on Reconfigurable Computing and FPGAs, 2013
Proceedings of the 16th IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing, 2013
Improving transient state myoelectric signal recognition in hand movement classification using gyroscopes.
Proceedings of the 35th Annual International Conference of the IEEE Engineering in Medicine and Biology Society, 2013
Proceedings of the Computers and Games - 8th International Conference, 2013
2012
IMORC: An infrastructure and architecture template for implementing high-performance reconfigurable FPGA accelerators.
Microprocess. Microsystems, 2012
Compensating Resource Fluctuations by Means of Evolvable Hardware: The Run-Time Reconfigurable Functional Unit Row Classifier Architecture.
Int. J. Adapt. Resilient Auton. Syst., 2012
Reducing classification accuracy degradation of pattern recognition based myoelectric control caused by electrode shift using a high density electrode array.
Proceedings of the Annual International Conference of the IEEE Engineering in Medicine and Biology Society, 2012
Proceedings of the 2012 IEEE Conference on Computational Intelligence and Games, 2012
2011
Proceedings of the Cartesian Genetic Programming, 2011
Proceedings of the Cartesian Genetic Programming, 2011
FPGA Acceleration of Communication-Bound Streaming Applications: Architecture Modeling and a 3D Image Compositing Case Study.
Int. J. Reconfigurable Comput., 2011
Achieving hardware security for reconfigurable systems on chip by a proof-carrying code approach.
Proceedings of the 6th International Workshop on Reconfigurable Communication-centric Systems-on-Chip, 2011
Proceedings of the International Conference on Field Programmable Logic and Applications, 2011
Performance estimation framework for automated exploration of CPU-accelerator architectures.
Proceedings of the ACM/SIGDA 19th International Symposium on Field Programmable Gate Arrays, 2011
Proceedings of the Euro-Par 2011 Parallel Processing - 17th International Conference, 2011
Proceedings of the 9th International Conference on Hardware/Software Codesign and System Synthesis, 2011
Proceedings of the Organic Computing - A Paradigm Shift for Complex Systems, 2011
2010
Int. J. Reconfigurable Comput., 2010
Selected papers from the 18<sup>th</sup> International Conference on Field Programmable Logic and Applications (FPL 2008) [Editorial].
IET Comput. Digit. Tech., 2010
Proceedings of the Workshop on Future of Software Engineering Research, 2010
Coping with Resource Fluctuations: The Run-time Reconfigurable Functional Unit Row Classifier Architecture.
Proceedings of the Evolvable Systems: From Biology to Hardware, 2010
Proceedings of the International Conference on Field Programmable Logic and Applications, 2010
Towards Adaptive Networking for Embedded Devices based on Reconfigurable Hardware.
Proceedings of the 2010 International Conference on Engineering of Reconfigurable Systems & Algorithms, 2010
A Self-Reconfigurable Lightweight Interconnect for Scalable Processor Fabrics.
Proceedings of the 2010 International Conference on Engineering of Reconfigurable Systems & Algorithms, 2010
A novel hybrid evolutionary strategy and its periodization with multi-objective genetic optimizers.
Proceedings of the IEEE Congress on Evolutionary Computation, 2010
Proceedings of the Dynamically Reconfigurable Systems - Architectures, 2010
2009
ACM Trans. Embed. Comput. Syst., 2009
Communication Performance Characterization for Reconfigurable Accelerator Design on the XD1000.
Proceedings of the ReConFig'09: 2009 International Conference on Reconfigurable Computing and FPGAs, 2009
Proceedings of the ReConFig'09: 2009 International Conference on Reconfigurable Computing and FPGAs, 2009
Proceedings of the 23rd IEEE International Symposium on Parallel and Distributed Processing, 2009
Proceedings of the 19th International Conference on Field Programmable Logic and Applications, 2009
Proceedings of the 19th International Conference on Field Programmable Logic and Applications, 2009
Proceedings of the 19th International Conference on Field Programmable Logic and Applications, 2009
IMORC: Application Mapping, Monitoring and Optimization for High-Performance Reconfigurable Computing.
Proceedings of the FCCM 2009, 2009
Proceedings of the Reconfigurable Computing: Architectures, 2009
Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems, 2009
2008
Proceedings of the 2008 International Conference on Embedded Computer Systems: Architectures, 2008
Proceedings of the Biologically-Inspired Collaborative Computing, 2008
Proceedings of the Evolvable Systems: From Biology to Hardware, 2008
Advanced techniques for the creation and propagation of modules in cartesian genetic programming.
Proceedings of the Genetic and Evolutionary Computation Conference, 2008
A Hardware Accelerator for k-th Nearest Neighbor Thinning.
Proceedings of the 2008 International Conference on Engineering of Reconfigurable Systems & Algorithms, 2008
The GOmputer: Accelerating GO with FPGAs.
Proceedings of the 2008 International Conference on Engineering of Reconfigurable Systems & Algorithms, 2008
Communication and Synchronization in Multithreaded Reconfigurable Computing Systems.
Proceedings of the 2008 International Conference on Engineering of Reconfigurable Systems & Algorithms, 2008
Comparing Evolvable Hardware to Conventional Classifiers for Electromyographic Prosthetic Hand Control.
Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems, 2008
2007
IET Comput. Digit. Tech., 2007
Accelerating the Cube Cut Problem with an FPGA-Augmented Compute Cluster.
Proceedings of the Parallel Computing: Architectures, 2007
Proceedings of the FPL 2007, 2007
Proceedings of the FPL 2007, 2007
Proceedings of the Architecture of Computing Systems, 2007
Proceedings of the Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007), 2007
2006
Proceedings of the 2006 ACM SIGPLAN/SIGBED Conference on Languages, 2006
Proceedings of the 20th International Parallel and Distributed Processing Symposium (IPDPS 2006), 2006
Proceedings of the 2006 IEEE International Conference on Field Programmable Technology, 2006
Executing Hardware Tasks on Dynamically Reconfigurable Devices Under Real-Time Conditions.
Proceedings of the 2006 International Conference on Field Programmable Logic and Applications (FPL), 2006
2005
Microprocess. Microsystems, 2005
Proceedings of the Third Workshop on Intelligent Solutions in Embedded Systems (WISES'05), 2005
A Heuristic Approach to Schedule Periodic Real-Time Tasks on Reconfigurable Hardware.
Proceedings of the 2005 International Conference on Field Programmable Logic and Applications (FPL), 2005
Zippy - A coarse-grained reconfigurable array with support for hardware virtualization.
Proceedings of the 16th IEEE International Conference on Application-Specific Systems, 2005
2004
Operating Systems for Reconfigurable Embedded Platforms: Online Scheduling of Real-Time Tasks.
IEEE Trans. Computers, 2004
Proceedings of the Field Programmable Logic and Application, 2004
Efficient Execution of Process Networks on a Reconfigurable Hardware Virtual Machine.
Proceedings of the 12th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2004), 2004
XF-Board: A Prototyping Platform for Reconfigurable Hardware Operating Systems.
Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, 2004
Virtualization of Hardware - Introduction and Survey.
Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, 2004
2003
Pers. Ubiquitous Comput., 2003
Online Scheduling and Placement of Real-time Tasks to Partially Reconfigurable Devices.
Proceedings of the 24th IEEE Real-Time Systems Symposium (RTSS 2003), 2003
Proceedings of the 17th International Parallel and Distributed Processing Symposium (IPDPS 2003), 2003
Proceedings of the 2003 IEEE International Conference on Field-Programmable Technology, 2003
Proceedings of the Field Programmable Logic and Application, 13th International Conference, 2003
Proceedings of the Field Programmable Logic and Application, 13th International Conference, 2003
Reconfigurable Hardware Operating Systems: From Design Concepts to Realizations.
Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, June 23, 2003
Co-Simulation of a Hybrid Multi-Context Architecture.
Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, June 23, 2003
Proceedings of the 2003 Design, 2003
2002
Proceedings of the 6th International Symposium on Wearable Computers (ISWC 2002), 2002
Proceedings of the Field-Programmable Logic and Applications, 2002
Proceedings of the 10th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2002), 2002
2001
IEEE Trans. Very Large Scale Integr. Syst., 2001
2000
Toward Embedded Qualitative Simulation: A Specialized Computer Architecture for QSim.
IEEE Intell. Syst., 2000
An Implementation Framework for Run-time Reconfigurable Systems.
Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, 2000
Proceedings of the Field-Programmable Logic and Applications, 2000
1999
Dynamic Circuit Generation for Boolean Satisfiability in an Object-Oriented Design Environment.
Proceedings of the 32nd Annual Hawaii International Conference on System Sciences (HICSS-32), 1999
Proceedings of the Field-Programmable Logic and Applications, 9th International Workshop, 1999
1998
Proceedings of the Field-Programmable Logic and Applications, 1998
1997
1995
J. Univers. Comput. Sci., 1995
A distributed computer architecture for qualitative simulation based on a multi-DSP and FPGAs.
Proceedings of the 3rd Euromicro Workshop on Parallel and Distributed Processing (PDP '95), 1995
Proceedings of the Euro-Par '95 Parallel Processing, 1995