Ibrahim M. Elfadel

Orcid: 0000-0003-3220-9987

According to our database1, Ibrahim M. Elfadel authored at least 103 papers between 1991 and 2023.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
Proactive Random-Forest Autoscaler for Microservice Resource Allocation.
IEEE Access, 2023

Post-Quantum, Order-Preserving Encryption for the Confidential Inference in Decision Trees: FPGA Design and Implementation.
Proceedings of the 31st IFIP/IEEE International Conference on Very Large Scale Integration, 2023

Network Theorems for Fractional-Order Circuits.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2023

OSμS: An Open-Source Microservice Prototyping Platform.
Proceedings of the IEEE International Conference on Cloud Computing Technology and Science, 2023

Securing Decision Tree Inference Using Order-Preserving Cryptography.
Proceedings of the 5th IEEE International Conference on Artificial Intelligence Circuits and Systems, 2023

Convergent Waveform Relaxation Schemes for the Transient Analysis of Associative ReLU Arrays.
Proceedings of the 5th IEEE International Conference on Artificial Intelligence Circuits and Systems, 2023

2022
FPGAaaS: A Survey of Infrastructures and Systems.
IEEE Trans. Serv. Comput., 2022

Unsupervised Land-Cover Segmentation Using Accelerated Balanced Deep Embedded Clustering.
IEEE Geosci. Remote. Sens. Lett., 2022

Logic Locking of Finite-State Machines Using Transition Obfuscation.
Proceedings of the 30th IFIP/IEEE 30th International Conference on Very Large Scale Integration, 2022

Confidential Inference in Decision Trees: FPGA Design and Implementation.
Proceedings of the 30th IFIP/IEEE 30th International Conference on Very Large Scale Integration, 2022

Hyper-parameter Tuning for Progressive Learning and its Application to Network Cyber Security.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022

On a Generalization of Tellegen's Theorem to Quantum Circuits.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022

2021
Cryptomining Detection in Container Clouds Using System Calls and Explainable Machine Learning.
IEEE Trans. Parallel Distributed Syst., 2021

On the Stability of Analog ReLU Networks.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2021

Hardware Acceleration of EEG-Based Emotion Classification Systems: A Comprehensive Survey.
IEEE Trans. Biomed. Circuits Syst., 2021

Lightweight, Single-Clock-Cycle, Multilayer Cipher for Single-Channel IoT Communication: Design and Implementation.
IEEE Access, 2021

Learning Without Forgetting: A New Framework for Network Cyber Security Threat Detection.
IEEE Access, 2021

Beyond Arduino: A Guide for the Perplexed.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021

Convergent Time-Stepping Schemes for Analog ReLU Networks.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021

2020
Dynamic Edge-coded Protocols for Low-power, Device-to-device Communication.
ACM Trans. Sens. Networks, 2020

Shoe-Integrated, Force Sensor Design for Continuous Body Weight Monitoring.
Sensors, 2020

BioCNN: A Hardware Inference Engine for EEG-Based Emotion Detection.
IEEE Access, 2020

A Remote FPGA Laboratory as a Cloud Microservice.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020

Dynamically Generated Compact Neural Networks for Task Progressive Learning.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020

An Inference Hardware Accelerator for EEG-Based Emotion Detection.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020


2019
A Domain-Specific Processor Microarchitecture for Energy-Efficient, Dynamic IoT Communication.
IEEE Trans. Very Large Scale Integr. Syst., 2019

Editorial TVLSI Positioning - Continuing and Accelerating an Upward Trajectory.
IEEE Trans. Very Large Scale Integr. Syst., 2019

Dynamic Autoselection and Autotuning of Machine Learning Models for Cloud Network Analytics.
IEEE Trans. Parallel Distributed Syst., 2019

A Reconfigurable DLL-Based Digital-to-Time Converter Using Charge Pump Current Interpolation and Digital Predistortion Linearization.
IEEE Trans. Circuits Syst. II Express Briefs, 2019

Domain-Specific Architecture for IMU Array Data Fusion.
Proceedings of the 27th IFIP/IEEE International Conference on Very Large Scale Integration, 2019

Double Data Rate Dynamic Edge-Coded Signaling for Low-Power IoT Communication.
Proceedings of the 27th IFIP/IEEE International Conference on Very Large Scale Integration, 2019

Criteria for Learning without Forgetting in Artificial Neural Networks.
Proceedings of the 2019 IEEE International Conference on Cognitive Computing, 2019

A Self-Synchronizing, Low-Power, Low-Complexity Transceiver for Body-Coupled Communication.
Proceedings of the 41st Annual International Conference of the IEEE Engineering in Medicine and Biology Society, 2019

EEG-based Emotion Detection Using Unsupervised Transfer Learning.
Proceedings of the 41st Annual International Conference of the IEEE Engineering in Medicine and Biology Society, 2019

2018
Multi-Objective 3D Floorplanning with Integrated Voltage Assignment.
ACM Trans. Design Autom. Electr. Syst., 2018

25th IFIP/IEEE Conference on Very Large Scale Integration (VLSI-SoC 2017).
IEEE Des. Test, 2018

An Instruction Set Architecture for Secure, Low-Power, Dynamic IoT Communication.
Proceedings of the VLSI-SoC: Design and Engineering of Electronics Systems Based on New Computing Paradigms, 2018

An Instruction Set Architecture for Low-power, Dynamic IoT Communication.
Proceedings of the IFIP/IEEE International Conference on Very Large Scale Integration, 2018

2017
Editorial.
IEEE Trans. Very Large Scale Integr. Syst., 2017

Large-Scale 3D Chips: Challenges and Solutions for Design Automation, Testing, and Trustworthy Integration.
IPSJ Trans. Syst. LSI Des. Methodol., 2017

Pulsed Decimal Encoding for IoT Single-Channel Dynamic Signaling.
Proceedings of the VLSI-SoC: Opportunities and Challenges Beyond the Internet of Things, 2017

A pulsed decimal technique for single-channel, dynamic signaling for IoT applications.
Proceedings of the 2017 IFIP/IEEE International Conference on Very Large Scale Integration, 2017

Single-clock-cycle, multilayer encryption algorithm for single-channel IoT communications.
Proceedings of the IEEE Conference on Dependable and Secure Computing, 2017

2016
Compact Model Parameter Extraction Using Bayesian Inference, Incomplete New Measurements, and Optimal Bias Selection.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2016

Automatic protocol configuration in single-channel low-power dynamic signaling for IoT devices.
Proceedings of the 2016 IFIP/IEEE International Conference on Very Large Scale Integration, 2016

Impact of fractional bandwidth on the bit error rate of a beamforming system.
Proceedings of the IEEE 59th International Midwest Symposium on Circuits and Systems, 2016

A versatile hardware platform for the development and characterization of IoT sensor networks.
Proceedings of the IEEE 59th International Midwest Symposium on Circuits and Systems, 2016

A crab leg suspension based dual axis MEMS accelerometer with low cross axis sensitivity.
Proceedings of the IEEE 59th International Midwest Symposium on Circuits and Systems, 2016

Autoscaling of cores in multicore processors using power and thermal workload signatures.
Proceedings of the IEEE 59th International Midwest Symposium on Circuits and Systems, 2016

Multi-electrode piezoelectric energy harvesters.
Proceedings of the IEEE 59th International Midwest Symposium on Circuits and Systems, 2016

A preliminary evaluation of continuous, shoe-integrated weight measurements for heart failure patients.
Proceedings of the 38th Annual International Conference of the IEEE Engineering in Medicine and Biology Society, 2016

Invited - Ultra low power integrated transceivers for near-field IoT.
Proceedings of the 53rd Annual Design Automation Conference, 2016

2015
Timing and robustness analysis of Pulsed-Index protocols for single-channel IoT communications.
Proceedings of the 2015 IFIP/IEEE International Conference on Very Large Scale Integration, 2015

Multicore power proxies using least-angle regression.
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015

FPGA methodology for power analysis of embedded adaptive beamforming.
Proceedings of the International Conference on Communications, 2015

Extraction of thermal workload signatures in multicore processors using least angle regression.
Proceedings of the International Conference on Communications, 2015

Power management of pulsed-index communication protocols.
Proceedings of the 33rd IEEE International Conference on Computer Design, 2015

Statistical library characterization using belief propagation across multiple technology nodes.
Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, 2015

A pulsed-index technique for single-channel, low-power, dynamic signaling.
Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, 2015

Compact modeling of microbatteries using behavioral linearization and model-order reduction.
Proceedings of the 20th Asia and South Pacific Design Automation Conference, 2015

2014
Calculation of Generalized Polynomial-Chaos Basis Functions and Gauss Quadrature Rules in Hierarchical Uncertainty Quantification.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2014

Thermal-driven 3D floorplanning using localized TSV placement.
Proceedings of the 2014 IEEE International Conference on IC Design & Technology, 2014

Efficient performance estimation with very small sample size via physical subspace projection and maximum a posteriori estimation.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2014

Unified, ultra compact, quadratic power proxies for multi-core processors.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2014

Remembrance of Transistors Past: Compact Model Parameter Extraction Using Bayesian Inference and Incomplete New Measurements.
Proceedings of the 51st Annual Design Automation Conference 2014, 2014

Stochastic testing simulator for integrated circuits and MEMS: Hierarchical and sparse techniques.
Proceedings of the IEEE 2014 Custom Integrated Circuits Conference, 2014

2013
Efficient Uncertainty Quantification for the Periodic Steady State of Forced and Autonomous Circuits.
IEEE Trans. Circuits Syst. II Express Briefs, 2013

Stochastic Testing Method for Transistor-Level Uncertainty Quantification Based on Generalized Polynomial Chaos.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2013

Ultra compact, quadratic power proxies for multi-core processors.
Proceedings of the 20th IEEE International Conference on Electronics, 2013

Variability analysis of a 28nm near-threshold synchronous voltage converter.
Proceedings of the 20th IEEE International Conference on Electronics, 2013

A simplified computational model for solid-state lithium microbatteries.
Proceedings of the 20th IEEE International Conference on Electronics, 2013

Integration of thermal management and floorplanning based on three-dimensional layout representations.
Proceedings of the 20th IEEE International Conference on Electronics, 2013

Uncertainty quantification for integrated circuits: stochastic spectral methods.
Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 2013

Statistical modeling with the virtual source MOSFET model.
Proceedings of the Design, Automation and Test in Europe, 2013

Closed-loop control for power and thermal management in multi-core processors: formal methods and industrial practice.
Proceedings of the Design, Automation and Test in Europe, 2013

An ultra-compact virtual source FET model for deeply-scaled devices: Parameter extraction and validation for standard cell libraries and digital circuits.
Proceedings of the 18th Asia and South Pacific Design Automation Conference, 2013

2011
Model order reduction of fully parameterized systems by recursive least square optimization.
Proceedings of the 2011 IEEE/ACM International Conference on Computer-Aided Design, 2011

2009
Convergence of Transverse Waveform Relaxation for the Electrical Analysis of Very Wide Transmission Line Buses.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2009

A hierarchical floating random walk algorithm for fabric-aware 3D capacitance extraction.
Proceedings of the 2009 International Conference on Computer-Aided Design, 2009

Rewritable Channels With Data-Dependent Noise.
Proceedings of IEEE International Conference on Communications, 2009

An efficient resistance sensitivity extraction algorithm for conductors of arbitrary shapes.
Proceedings of the 46th Design Automation Conference, 2009

2008
A capacitance solver for incremental variation-aware extraction.
Proceedings of the 2008 International Conference on Computer-Aided Design, 2008

Efficient algorithm for the computation of on-chip capacitance sensitivities with respect to a large set of parameters.
Proceedings of the 45th Design Automation Conference, 2008

2004
A CAD Methodology and Tool for the Characterization of Wide On-Chip Buses.
Proceedings of the 2004 Design, 2004

1999
Advances in transistor timing, simulation, and optimization (tutorial abstract).
Proceedings of the 1999 IEEE/ACM International Conference on Computer-Aided Design, 1999

Gradient-Based Optimization of Custom Circuits Using a Static-Timing Formulation.
Proceedings of the 36th Conference on Design Automation, 1999

1998
Interconnect in high speed designs: problems, methodologies and tools.
Proceedings of the 1998 IEEE/ACM International Conference on Computer-Aided Design, 1998

1997
A block rational Arnoldi algorithm for multipoint passive model-order reduction of multiport RLC networks.
Proceedings of the 1997 IEEE/ACM International Conference on Computer-Aided Design, 1997

Zeros and Passivity of Arnoldi-Reduced-Order Models for Interconnect Networks.
Proceedings of the 34st Conference on Design Automation, 1997

1996
A coordinate-transformed Arnoldi algorithm for generating guaranteed stable reduced-order models of RLC circuits.
Proceedings of the 1996 IEEE/ACM International Conference on Computer-Aided Design, 1996

Stability criteria for Arnoldi-based model-order reduction.
Proceedings of the 1996 IEEE International Conference on Acoustics, 1996

1995
Time-Domain Solutions of Oja's Equations.
Neural Comput., 1995

Convex Potentials and their Conjugates in Analog Mean-Field Optimization.
Neural Comput., 1995

Global dynamics in principal singular subspace networks.
Proceedings of the 1995 International Conference on Acoustics, 1995

1994
Gibbs Random Fields, Cooccurrences, and Texture Modeling.
IEEE Trans. Pattern Anal. Mach. Intell., 1994

Approximate covariance functions for gray-level Gibbs random fields.
Proceedings of ICASSP '94: IEEE International Conference on Acoustics, 1994

An Efficient Approach to Transmission Line Simulation Using Measured or Tabulated S-parameter Data.
Proceedings of the 31st Conference on Design Automation, 1994

1993
Mean-field phase transitions and correlation functions for Gibbs random fields.
J. Math. Imaging Vis., 1993

The Softmax Nonlinearity: Derivation Using Statistical Mechanics and Useful Properties as a Multiterminal Analog Circuit Element.
Proceedings of the Advances in Neural Information Processing Systems 6, 1993

1992
Structure of aura and co-occurrence matrices for the Gibbs texture model.
J. Math. Imaging Vis., 1992

1991
Nonlinear analog networks for image smoothing and segmentation.
J. VLSI Signal Process., 1991

Markov/Gibbs texture modeling: aura matrices and temperature effects.
Proceedings of the IEEE Computer Society Conference on Computer Vision and Pattern Recognition, 1991


  Loading...